Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the applications:

Listing of Claims:

1. (Currently Amended) A method for providing field programmable platform array units, comprising:

cutting N by M array of platform array units within a single platform from a field programmable platform array wafer according to an order from a customer, N and M being positive integers, said field programmable platform array wafer having all silicon layers and metal layers already built and including a plurality of platform array units, said plurality of platform array units being field programmable by a customer, each of said plurality of platform array units including at least one core and at least one processor, and interconnect between said plurality of platform array units being pre-routed on chip; and

packaging and testing said N by M array of platform array units.

- 2. (Original) The method of claim 1, further comprising:
 - programming said N by M array of platform array units by said customer.
- (Original) The method of claim 2, wherein said programming is performed for at least one of unit specialization, unit role assignment, and inter-unit communications.
- 4. (Original) The method of claim 2, wherein said programming is performed with firmware.

- 5. (Cancelled)
- 6. (Currently Amended) The method of claim [[5]]1, wherein said single platform is a storage area network (SAN) platform.
- 7. (Currently Amended) The method of claim [[5]]1, wherein said single platform is a digital signal processing (DSP) platform.
- 8. (Original) The method of claim 1, further comprising storing said field programmable platform array wafer.

9. (Currently Amended) A system for providing field programmable platform array units, comprising:

means for cutting N by M array of platform array units within a single platform from a field programmable platform array wafer according to an order from a customer, N and M being positive integers, said field programmable platform array wafer having all silicon layers and metal layers already built and including a plurality of platform array units, said plurality of platform array units being field programmable by a customer, each of said plurality of platform array units including at least one core and at least one processor, and interconnect between said plurality of platform array units being pre-routed on chip; and

means for packaging and testing said N by M array of platform array units.

10. (Original) The system of claim 9, further comprising:

means for programming said N by M array of platform array units by said customer.

- 11. (Original) The system of claim 10, wherein said programming is performed for at least one of unit specialization, unit role assignment, and inter-unit communications.
- 12. (Original) The system of claim 10, wherein said programming is performed with firmware.
- 13. (Cancelled)
- 14. (Currently Amended) The system of claim [[13]]9, wherein said single platform is a storage area network (SAN) platform.
- 15. (Currently Amended) The system of claim [[13]]9, wherein said single

Appl. No. 10/764,803 Reply to Office Action of January 7, 2008

platform is a digital signal processing (DSP) platform.

16. (Original) The system of claim 9, further comprising means for storing said field programmable platform array wafer.

17. (Currently Amended) A semiconductor device, comprising:

a plurality of platform array units <u>within a single platform</u> being field programmable by a customer, each of said plurality of platform array units including at least one core and at least one processor;

wherein interconnect between said plurality of platform array units being pre-routed.

- 18. (Previously Presented) The semiconductor device of claim 17, wherein said semiconductor device includes top aluminum pads and said top aluminum pads of said semiconductor device are used as a routing layer for the pre-routed interconnect between said plurality of platform array units.
- 19. (Original) The semiconductor device of claim 18, wherein encapsulation of lower copper metal layers of said semiconductor device is preserved by a standard die seal.
- 20. (Previously Presented) The semiconductor device of claim 17, wherein metal bumps of said semiconductor device are used as a routing layer for the pre-routed interconnect between said plurality of platform array units.
- 21. (Previously Presented) The semiconductor device of claim 17, wherein a copper layer within said semiconductor device is used as a routing layer for the pre-routed interconnect between said plurality of platform array units.
- 22. (Previously Presented) The semiconductor device of claim 17, wherein a polysilicon layer of said semiconductor device is used as a routing layer for the pre-routed interconnect between said plurality of platform array units.

Appl. No. 10/764,803 Reply to Office Action of January 7, 2008

- 23. (Previously Presented) The semiconductor device of claim 17, wherein a silicon layer of said semiconductor device is used as a routing layer for the pre-routed interconnect between said plurality of platform array units.
- 24. (Original) The semiconductor device of claim 17, wherein said plurality of platform array units are configured by external software programming.